This letter reports on room temperature sub-THz detection using self-switching diodes based on an AlGaN/GaN heterostructure on a Si substrate. By means of free-space measurements at 300 GHz, we demonstrate that the responsivity and noise equivalent power (NEP) of sub-THz detectors based on planar asymmetric nanochannels can be improved and voltage controlled by means of a top gate electrode. A simple quasi-static model based on the DC measurements of the current-voltage curves is able to predict the role of the gate bias in its performance. The best values of voltage responsivity and NEP are achieved when the gate bias approaches the threshold voltage, around 600 V/W and 50 pW/Hz 1/2 , respectively. A good agreement is found between modeled results and those obtained from RF measurements under probes at low frequency (900 MHz) and in free-space at 300 GHz. Published by AIP Publishing. https://doi.org/10.1063/1.5041507
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In the last few years, different THz detectors have been investigated, looking for larger bandwidth and lower noise, with increasing practical interest in security, medical imaging, and high speed short range communications, among other fields.
1 A non-classic architecture based on a single nanolithography step allowing to define an asymmetric planar diode so-called Self-Switching diode (SSD) was proposed by Song in 2003 . 2 This particular geometry propagates the applied bias into a lateral field effect, which depending on the polarity is able to open or close the channel because of electrostatic and surface effects. 3 The use of high mobility materials like InGaAs, 4 InAs, 5 or graphene 6 for fabricating SSDs has allowed envisaging its use in relevant THz applications such as zero-bias detectors for passive imaging. In addition, GaN despite its lower mobility is also suitable for sub-THz detection. 7 In all the cases, reducing the channel width is the first strategy to enhance the performance of SSDs as detectors. 8 However, this has a drawback: the variability on their performance. It is difficult to precisely control such a stringent fabrication process and reproducibly fabricate SSDs with channel widths below 100 nm. Moreover, the detection performance depends on the nonlinearity of the I-V curve of the SSDs, which critically depends on the presence of surface charges at the sidewalls of the channels, so that many unknown trap mechanisms, especially in the GaN technology, arise. 9 In order to control the conductance of planar nanochannels, different solutions based on the field effect have been proposed: (i) in-plane gates, where the confining electric field is parallel to the two-dimensional electron gas (2DEG), [10] [11] [12] [13] which provide the transistor effect and voltage-tunability of their I-V curves or (ii) top Schottky contact (SC) gates, 14 used not only in FETs but also in countless semiconductor devices including ballistic devices 15 and Gunn diodes. 16 In this work, we explore the benefits on the main figures of merit of RF detectors, i.e., responsivity (b) and noise equivalent power (NEP), of adding a SC gate on the top of SSDs fabricated on GaN, as sketched in Fig. 1(a) . The conventional vertical field effect mechanism for gating the carrier density in these devices, which we will call gated-SSDs (G-SSDs), will be studied. The advantage of G-SSDs over standard FETs, also showing a nonlinearity in the drain current vs. drain-to-source voltage curves (I D -V DS ) originated from the gate electrode, is that the responsivity of G-SSDs has an additional contribution coming from the lateral field effect (associated with the SSD shape), superimposed to the effect of the top gate.
The characterized G-SSDs are based in an AlGaN/GaN heterojunction on a Si substrate grown by EpiGaN consisting of a 25 nm thick AlGaN barrier (with 35% Al content) on top of a 1.5 lm thick GaN buffer. The fabrication process is similar to that of the recess technology presented in Ref. 8 , in which, after the dry etching of the trenches, a final step associated with the top gate fabrication is added. This step is done as following: e beam writing of the PMMA and Argon Published by AIP Publishing. 113, 043504-1 etching, followed by a Ni/Au evaporation (40 nm/300 nm, respectively). The device under test has 4 channels in parallel, approximately 70-100 nm wide and 1.0 lm long. The 500 nm gate electrode is located at the center of the channel, as shown in Fig. 1(b) .
First, using a semiconductor analyzer (Keithley 4200-SCS), G-SSDs have been characterized in the DC regime at room temperature. Figure 2 shows the output curves of the devices, demonstrating good transistor operation, in spite of the appearance of a non-negligible gate leakage current, most probably associated with electrons injected from the gate through the lateral walls of the trenches. On the transfer characteristics (I D vs. gate-to-source voltage, V GS ), not shown here, it is observed that the threshold voltage, V TH , is more negative as V DS increases, a well-known short channel effect (drain induced barrier lowering). Since G-SSDs will be used not as transistors but as zero-bias detectors, their usual operation point is not in saturation, but no V DS is applied. Therefore, as a reference for calculating the gate voltage overdrive, we will use the threshold voltage determined for the lowest values of V DS , V TH ¼ À1.6 V. In the inset, the current measured in a G-SSD with a floating gate (gate in the open circuit) and that of a usual SSD without a gate electrode, with a similar channel geometry (width of 74 nm), are compared to that of the G-SSD with V GS ¼ 0.0 V. According to this result, it is clear that the inclusion of a SC gate has a significant impact reducing the depletion region imposed by the surface charges at the lateral trench walls, thus opening the channel and increasing the current. Figure 2 also shows that, as expected, the gate electrode of the G-SSD screens the drain voltage and imposes the saturation of the drain current, not found in the SSD without gate (neither on the G-SSD with an open circuit gate).
From these DC measurements, it is possible to predict the responsivity and NEP based on the first and second derivatives of the I D -V DS curves, following the method described in Ref. 20 . This quasi-static model has been satisfactorily used to analyze the performance of RF detectors based on SSDs made on InAs 5 and GaN. 21 By means of a polynomial fitting of order three (using 20 points within the [À0.1 V, þ0.1 V] range), the values of (i) the resistance, R, and (ii) the bowing coefficient, defined as c ¼
can be calculated. The figure of merit called matched or optimum responsivity is given by b opt ¼ Rc/2. c is a normalized parameter (given in units of V
À1
) allowing to compare different types of device architectures and whose value does not depend on the device size, i.e., the area of Schottky barrier diodes (SBDs), the gate width of FETs, or the number of parallel channels of SSDs or G-SSDs.
As expected, R and c, shown in Fig. 3 , respectively. However, we can identify two regions depending on the gate bias. For DV above 0.5-0.6 V, the G-SSD behaves as a standard field effect transistor (FET), and R increases when decreasing V GS , following the ideal R $ DV À1 dependence. But when the G-SSDs approach pinch-off conditions (DV < 0.5 V), R increases faster than expected, as DV
À2
. This indicates that the current control mechanism in the G-SSDs is modified from the pure field effect gating appearing at higher V GS to a more complex behavior when V GS comes close to V TH . Under those conditions, the depletion imposed by the surface charges at the drain side of the channel may become more important due to a stronger electron heating (due to the strong electric field caused by the large gate-drain voltage difference, V DG ) and thus further increasing R.
Those two regions of gate bias can also be observed in the values of c. In open channel conditions, DV > 0.5 V, when R is below 10 kX, c goes as R 3/2 , as shown in the inset of Fig. 3 , so that c $ DV À3/2 . However, this dependence cannot be extracted from the ideal FET theory, since it predicts a null value (as expected from a linear dependence of I D on V DS ), and it is the asymmetry of the channel (the SSD geometry) which produces this nonlinearity. In the low V GS region, in spite of the steeper increase in R, c increases more slowly with decreasing gate bias as a result of a weaker dependence on R (c $ R 1/2 , inset of Fig. 3 ) so that c goes as . As it can be extrapolated from these c vs. R dependencies, the value of
increases with R for low R (when c $ R 3/2 ) and then decreases (when c $ R
), peaking at about (DV % 0.5 V).
Even if the change of the slope in the V GS dependencies of R and c is not extremely obvious (for this sake, eyeguiding dashed lines have been included in Fig. 3) , the separation between the open-channel and near-pinch-off regions is quite evident in the c vs. R representation in the inset of Fig. 3 : a clear switch from a rapid increase in c as R 3/2 for low V GS to a slower increase as R 1/2 for the higher V GS values appears at R $ 10 kX (i.e., DV ¼ 0.5-0.6 V). The inset also shows the value of c for devices with the exponential I-V curve (like SBDs, typically used as RF detectors), c ¼ q/gk B T, with g being the non-ideality factor, which for T ¼ 300 K and g ¼ 1 leads to c ¼ 38.6 V À1 (an invariant value regardless of the resistance of the SBD). This value of c, which could be considered as the target for our G-SSDs (their non-linearity would be comparable to that of an exponential I-V), is approached when lowering V GS , providing values not far from 10 V
À1
. In order to demonstrate their potentiality as sub-THz detectors, the devices were integrated with broadband bowtie antennas, as shown in the inset of Fig. 4 . A solid-state harmonic generator with an output power of $6 mW at 300 GHz was used to excite the G-SSD. The induced V DS was measured at room temperature using a lock-in technique with a mechanical chopper. More details about the set-up can be found in Ref. 17 . In this kind of configuration, optical losses (focusing, wave propagation, normalization due to beam spot and device size) are very difficult to estimate, so that in Fig. 4 , we just present the output voltage, V o , measured at the drain. This figure shows that the photoresponse increases sharply when V GS approaches the threshold voltage and then saturates within the subthreshold region. This behavior is similar to that obtained in other FETs as shown in Ref. 18 .
With the aim of having a better quantitative estimation of the responsivity of the devices, we have also characterized the G-SSD as a power detector under probes, also at room temperature. In this case, the average V DS output voltage, V o , was measured while simultaneously biasing the device with I D ¼ 0 (through a bias tee) and the corresponding V GS . The input signal is provided by means of a vector network analyzer (Keysight PNA X N5244) with a power range of P VNA ¼ [À20 dBm, þ10 dBm]. Since coplanar waveguide accesses were not available for the G-SSD, the RF measurements were performed using DC needles at relatively low frequency, 900 MHz. In order to calibrate the electrical losses associated with this setup, a power compensation is required. For that purpose, a previous measurement with both RF probes and DC needles was done on SSDs without gate (with integrated RF accesses), providing a value of 10 dB losses. Thus, the voltage responsivity of the G-SSD is calculated as b ¼ V o /(P VNA -10 dB), which is constant in the whole range of input power used in these RF measurements, meaning that the device behaves as a square-law detector. On the other hand, the noise equivalent power, NEP, is obtained as NEP ¼ (4k B TR)
1/2 /b, using the ideal value of the noise power of the G-SSD given by the Nyquist theorem. In the case of the free space measurements, b and NEP are calculated in the same way but the coupling and mismatch losses have been estimated by fitting the free-space results to the RF measurements at DV ¼ 0.1 V, thus giving a value of 27 dB losses, approximately. Figure 5 compares the values of b and NEP as a function of DV measured in free-space (@300 GHz) and under probes (@900 MHz), with the calculations using the previously presented quasi-static model. In fact, b can also be extracted from the DC measurements of c and R by taking into account the impedance mismatch factor À1/2 in the DV regions above and below 0.5-0.6 V, respectively. This happens because when R is very high, as occurs in our G-SSD, the value of the responsivity approaches b % 2cZ 0 ¼ 100c. 19 Therefore, b is just proportional to c, i.e., depends only on the non-linearity of the I D -V DS curves. Figure 5 (a) also shows the values of b obtained in ungated SSDs. 7, 8, 20, 21 Interestingly, the value of the responsivity of the G-SSD overcomes that of ungated SSDs when entering the near pinch-off gate bias region (DV < 0.5 V). This is also an evidence that under those conditions, an additional current control mechanism is in action. Remarkably, this leads to values of responsivity as high as 600 V/W never obtained previously in ungated SSDs, even with the optimum geometry (the highest responsivity, 100 V/W, was obtained with an extremely narrow channel defined by ion implantation 7 ). Regarding the NEP, in open channel conditions, it decreases when lowering V GS as DV À1 (as follows from the DV À3/2 and DV À1 dependencies of b and R, respectively), reaching a nearly constant value for DV < 0.5 V (where the DV À1 and DV À2 trends of b and R cancel each other). As a consequence, the value of NEP decreases below 50 pWÁHz À1/2 . These results show that the performance of the G-SSD architecture can approach the state-of-the-art of mm-and sub-mm-wave detectors, since the impedance-tunability provided by the voltage control of the characteristics of the device can be combined with additional design efforts aiming to mitigate the strong mismatch presented by these devices, such as the increase in the number of parallel channels and the use of high impedance access lines.
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